Eb 0 254 260 B1



(15)

EUROPEAN PATENT SPECIFICATION

(21) IM CTE HOTE 52/03

of the grant of the patent: (45) Date of publication and mention

(C1) Application number: 92112306.3

Seet.70.81 :gniliì to etsG (SS)

Procédé et dispositif pour la mise à jour des coéfficients d'un égalisateur complexe adaptatif Verfahren und Einrichtung zur Aktualisierung der Koeffizienten eines komplexen, adaptiven Entzerrers (54) Method and apparatus for updating coefficients in a complex adaptive equalizer

70182 Stuttgart (DE) Uhlandstrasse 14 c (74) Representative: Hoeger, Stellrecht & Partner

US-A-4435 823 (56) References cited:

- digital adaptive filters' RAO B. V. AND MURALI T.: 'A new design for Vol. 55, no. 3, September 1983, pages 477 - 477 • INTERNATIONAL JOURNAL OF ELECTRONICS
- radio systems' MAQ-43 in figital adaptive equalization in 64-QAM NEW YORK US pages 466 - 475 BACCETTI B. ET COMMUNICATIONS vol. SAC-5, no. 3, April 1987, IEEE JOURNAL ON SELECTED AREAS IN
- "noifszilsup3 evitqsbA":.H.U.2 ideetuQ\861-6461 segsq 2861 Proceedings of the IEEE, Vol 73, no9, September

AT BE CH DE DK ES FR GB GRIT LI MC NL PT SE (84) Designated Contracting States:

167667 SU 1661.70.32 : (7)hoing (06)

\$2.01.1993 Bulletin 1993/04 (43) Date of publication of application:

Chicago, Illinols 60602 (US) CORPORATION OF DELAWARE (CT) Proprietor. GENERAL INSTRUMENT

 Paik, Woo H. (\Z) Inventors:

Encinitas, California 92024 (US)

Lery, Scott A.

San Diego, California 92130 (US). Wu, Allen Leucadia, California 92024 (US)

99(1) European Patent Convention). a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filled in Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give

acteristics are typically not known beforehand. Thus, it is common to design and use a compromise (or a statistical) equalizer that compensates for the average of the range of expected channel amplitude and delay characteristics. A least mean square (LMS) error adaptive filtering scheme has been in common use as an adaptive equalization algorithm for over 20 years. This algorithm is described in B. Widrow and M. E. Hoff, Jr., "Adaptive equalization Conv." Adaptive Switching Circuits" in IRE Wescon Conv. "Adaptive Switching Circuits" in IRE Wescon Conv. "Adaptive switching Circuits" in IRE Wescon Conv. algorithm in an adaptive equalizer to reduce intersymbol interference is discussed in S. U. H. Qureshi, "Adaptive Equalization", Proc. IEEE, Vol. 73, No. 9, pp. 1349-1387, September 1987.

form spectrum such as a widely known maximum length lated pulses or a continuous sequence with a broad, uniteristics. The training signal may consist of periodic isoceiver to acquire information about the channel characchronized version of the signal is generated in the retraining period, a known signal is transmitted and a synlution of a set of simultaneous equations. During the training period. This generally involves the iterative soizer for unknown channels may be carried out during a mission begins, automatic synthesis of the LMS equaldelay through the equalizer. Before regular data transwithin the constraints of the equalizer time span and the iner maximizes the signal-to-distortion ratio at its output at the output of the equalizer. Therefore, the LMS equalsum of squares of all the ISI terms plus the noise power are chosen to minimize the mean square error, i.e., the In an LMS equalizer, the equalizer filter coefficients

shift register or pseudo-noise sequence.

An important aspect of equalizer performance is its convergence, which is generally measured by the amount of time in symbol periods required for the error variance in the equalizer to settle at a minimum level, which is ideally zero. In order to obtain the most efficient operation for a data receiver, the equalizer convergence time must be minimized.

After any initial training period, the coefficients of an adaptive equalizer may be continually adjusted in a decision directed manner. In this mode, the error signal is derived from the final receiver estimate (not necessarily correct) of the transmitted sequence. In normal operation, the receiver decisions are correct with high probability, so that the error estimates are correct often bility, so that the error estimates are correct often bility, so that the error estimates are correct often bility, so that the error estimates are correct often cise equalization. Moreover, a decision directed adaptive equalizer can track slow variations in the channel characteristics or linear perturbations in the receiver characteristics or linear perturbations in the receiver tront end, such as slow litter in the sampler phase.

The larger the step size, the faster the equalizer tracking capability. However, a compromise must be made between fast tracking and the excess mean square error (MSE) of the equalizer. The excess MSE is that part of the error power in excess of the minimum is that part of the error power in excess of the minimum stainable MSE (with tap gains frozen at their optimum settings). This excess MSE, caused by tap gains wansettings). This excess MSE, caused by tap gains wansettings).

The present invention relates to digital communications, and more particularly to an improved adaptive equalizer for reducing intersymbol interference in a received signal.

The invention in particular relates to a method for updating coefficients for input to a filter stage of an adaptive equalizer, said filter stage receiving one of said updated coefficients during each one of successive filter clock cycles, said coefficients being updated in reschock eycles, said coefficients being updated in response to error signals derived from equalized data output from said adaptive equalizer.

The invention further relates to an adaptive equalizer apparatus comprising a filter stage, said filter stage receiving one of the updated coefficients during each one of successive filter clock cycles, and updating means for updating said coefficients in response to error signals derived from equalizer data output from said adaptive equalizer.

Digital data, for example digitized video for use in broadcasting high definition television (HDTV) signals, can be transmitted over terrestrial very high trequency (VHF) or uttra high frequency (UHF) analog channels deliver communication to end users. Analog channels deliver communication to end users. Analog channels delivate communication to end users. Analog channels delivated communication to end users. Analog stannels input fical, may be additive and/or multiplicative, because of possible background thermal noise, impulse noise, and tades. Transformations performed by the channel are frequency translation, nonlinear or hamonic distortion, and time disnersion.

and time dispersion. In order to communicate digital data via an analog channel, the data is modulated using, for example, a form of pulse amplitude modulation (PAM). Typically, quadrature amplitude modulation (QAM) is used to increase the amount of data that can be transmitted within an available channel bandwidth. CAM is a form of PAM in which a plurality, such as eixteen or thirty-two, bits of information are transmitted together in a pattern referred to as iton are transmitted together in a pattern referred to as a constellation.

In pulse amplitude modulation, each signal is a pulse whose amplitude level is determined by a transpulse whose amplitude level is determined by a transmitted symbol. In 16-QAM, symbol amplitudes of -3, -1, and 3 in each quadrature channel are typically used. In bandwidth efficient digital communication systems, the effect of each symbol transmitted over a time-dispersive channel extends beyond the time interval used to represent that symbol. The distortion caused by the resulting overlap of received symbols is called intersymbol interference (ISI). This distortion has been one of the major obstacles to reliable high speed data transmission over low background noise channels of limited bandwork lost and all systems as an "equalizer" is used to deal with the ISI problem

In order to reduce the intersymbol interference introduced by a communication channel, rather precise equalization is required. Furthermore, the channel char-

adaptive equalizer, signals derived from equalized data output from said

delayed sample of the unequalized data from each through N successive delay elements to provide a each filter clock cycle by passing unequalized data said coefficients are updated concurrently during wherein according to the invention a pluarality of

equalized data output from said adaptive equalizer delay elements and an error signal derived from the product of each delayed sample output from the of the delay elements;

said filter stage. N coefficients updated during that cycle is input to during each successive filter clock cycle, one of the efficients during each of said filter clock cycles; and ing to that delay element to produce N updated cocombined with previous product data correspondthe product corresponding to each delay element is ;benistdo si

Further advantages embodiments of said method

The object is further solved by an adaptive equalizer are subject matter of subclaims 2 to 6.

of successive filter clock cycles, ceiving one of the updated coefficients during each one apparatus comprising a filler stage, said filler stage re-

output from said adaptive equalizer sponse to error signals derived from equalizer data updating means for updating said coefficients in re-

sive delay elements coupled together to provide a esig abasting means comprise a plurality of succeswherein according to the invention

nor signal derived from equalized data output from samples output from said delay elements by an ermeans are provided for multiplying the delayed data which are output for use in updating said coefplurality of delayed samples of unequalized signal

product data corresponding to that delay element responding to each delay element with previous means are provided for combining the product corviding a product corresponding to each delay elesaid adaptive equalizer, said multiplying means pro-

to concurrently produce an updated coefficient cor-

ed coefficient corresponding to one of said delay elduring each successive filter clock cycle, the updatmeans are provided for inputting to said filter stage said filter clock cycles; and responding to each delay element during each of

Further advantageous embodiments are subject

saziminim tedt mittonogle 2MJ ant to noitstnamalqmi The present invention provides an advantageous matter of subclaims 8 to 17.

> size, and the channel noise power. tional to the number of equalizer coefficients, the step dering around the optimum settings, is directly propor-

> izer signifies the ongoing adjustment of the coefficients. tion. The term "adaptive" in a complex adaptive equaltem has been in operation to cancel the channel distorer, then the coefficients must be adjusted after the sysspove, the channel distortion is unknown by the receivizer's coefficients will be complex valued. If, as noted ing a complex adaptive equalizer. In this case, the equalcross talk between the I and O channels occurs, requirjected to channel distortion and receiver impairments, (Q) channel. Consequently, when these signals are subchannel and the imaginary axis called the quadrature complex plane, with the real axis called the inphase (1) In other words, the signals are viewed as vectors in the schemes that are constructed with complex signal sets. Many transmission systems employ modulation

> to avoid the disadvantages of the RLS scheme. convergence time of the LMS implementation in order Therefore, prior art designs have tolerated the longer stability problems associated with the RLS algorithm. to implement than LMS and there are also numerical verge faster than LMS. However, RLS is more complex disadvantage, and the RLS algorithm does indeed conrithm have been developed in order to overcome this rithms, such as the recursive least squares (RLS) algoconvergence time of the LMS algorithm. Alternate algoadaptive equalizers, have suffered from a relatively long Prior art adaptive equalizers, including complex

> not fast enough. in systems where floating point signal processors are tial hardware is still required to implement the algorithm implement than other algorithms such as RLS, substan-Even though the LMS algorithm is less complex to

> cycle only one equalizer coefficient is updated. sqsblive ednslizer seconding to which every fifter clock New Design for Digital Adaptive Filters" discloses an A" :.Is to .V.8 osR", TTA - ETA segsq , £881 nedmetqe2 International Journal of Electronics, Vol. 55, No. 3,

> from the FIR filter delays. es parallel processing in connection with the outputs US 4,435,823 only relates to a FIR filter and disclos-

> digital implementation of a baseband adaptive equaliz-Equalization in 64-QAM Radio Systems" discloses the pages 466 - 475, Baccetti B. et al.: "Full Digital Adaptive tions, Vol. SAC-5, No. 3, April 1987, New York, NY, US, IEEE Journal on Selected Areas in Communica-

without sacrificing system performance. gorithm is implemented such that hardware is minimized method and an adaptive equalizer in which the LMS al-The object of the present invention is to provide a

cles, said coefficients being updated in response to error efficients during each one of successive fifter clock cyiser, said filter stage receiving one of said updated coefficients for input to a filter stage of an adaptive equal-This object is solved by a method for updating co-

55

ements.

izer tilter stage. clocked stream of coefficient sets for input to the equalupdated coefficients can be multiplexed to provide a justing the gain of the updated coefficients. The sets of adder output and the selective inputting means, for ad-

tegrated circuit. -ni ns ni secile as betnemelqmi nent ere atlices in an inprocessing paths for the sets of delayed signal data. The delay, multiplying and updating stages form parallet multiplying stages. In this manner, sets of corresponding dating stages corresponding to the plurality of detay and dating means can similarly comprise a plurality of upcorresponding to the plurality of delay stages. The uping means can comprise a plurality of multiplying stages In an integrated circuit implementation, the multiply-

description of the embodiments of the invention. vention are disclosed in the drawings and the detailed Further features and advantages of the present in-

tive equalizer; system illustrating the location of a complex adap-Figure 1 is a block diagram of a typical transmission

adaptive equalizer using cascaded components; Figure 2 is a block diagram of an MxN tap complex

in the equalizer of Figure 2; nite impulse response (FIR) filter that can be used Figure 3 is a block diagram of an N-tap complex fi-

FIR filter structure; Figure 4 is a block diagram illustrating a theoretical

FIR filter structure; Figure 5 is a block diagram illustrating a practical

iuvention; computation circuit in accordance with the present Figure 6 is a block diagram of a coefficient update

Figure 6; tion of the coefficient update computation circuit of Figure 7 is a block diagram of a VLSI implementa-

gence time of a prior an complex adaptive equaliz-Figure 8 is a response curve illustrating the conver-

cordance with the present invention. gence time of a complex adaptive equalizer in ac-Figure 9 is a response curve illustrating the conver-

complex signal that includes real components I and imknown QAM techniques. The QAM modulated data is a modulated on an analog carrier using, for example, well an input terminal 10. The signal contains digital data, signal to be transmitted is input to a transmitter 12 via In the transmission system illustrated in Figure 1, a

> tageous LMS adaptive equalizer having improved con-In addition the present invention provides an advanhardware without sacrificing system performance.

> Further the invention provides an advantageous without undue added complexity. vergence performance (i.e., faster convergence time)

> tegrated circuit, such as in a very large scale integration adaptive equalizer that is easily implemented in an in-

> tive equalizer. is provided for updating coefficients in a complex adap-In accordance with the present invention, a method

rially reduced. signal, the covergence time of the equalizer is substanderived from each successive delay stage and the error equalizer filters. By concurrently updating the products updated complex coefficients for selective input to previous product data for the set to provide N sets of fained, and each product is concurrently updated with product of each set and a complex error signal is obto provide N sets of delayed complex signal data. The passed through a plurality of successive delay stages In a preferred embodiment complex signal data is

provide a clocked stream of coefficient sets for input to of adjusted, truncated coefficients are multiplexed to able leyel for tiltering by the equalizer filters. The sets gain thereof is adjusted to provide coefficients at a suitefficients of each updated set are truncated, and the In a further preferred embodiment, the complex co-

updating coefficients in an adaptive equalizer. The present invention also provides apparatus for the equalizer filters.

The updated coefficient sets are selectively input to an data to provide a plurality of sets of updated coefficients. concurrently update each product with previous product an error signal to provide a plurality of products. Means vided for multiplying each set of delayed signal data by delayed signal data from an input signal. Means are prodelay stages are coupled to provide a plurality of sets of In a preferred embodiment a plurality of successive

Means are provided for coupling the adder output to the couple delayed product data to the second adder input. to receive product data from the adder output and to second input and an output. A delay circuit is coupled for receiving a product from the multiplying means, a processing paths comprises an adder having a first input sets to the equalizer filter stage. Each of the parallel means for selectively inputting the updated coefficient ing path is coupled between the multiplying means and for updating one of said products. Each parallel processcomprise a plurality of parallel processing paths, each In an illustrated embodiment, the update means

efficients. Means can also be provided between the lective inputting means, for truncating the updated comeans, coupled between the adder output and the se-The parallel processing paths can further comprise

selective inputting means.

equalizer filter stage.

to above, e.g., at pp. 1355-1356 thereof. greater detail in the article to S. U. H. Qureshi referred eration of such an M-tap FIR filter circuit is described in adder 68 to provide the imaginary filtered data. The opfilter data. The outputs of filters 60, 64 are added in an 58, 62 are subtracted in an adder 66 to provide the real cients for input to filters 60 and 62. The outputs of filters and 64, and terminal 56 receives the imaginary coeffinal 52 receives the real coefficients for input to filters 58 and 56 of the M-tap FIR filter circuit. In particular, termicircuits 36 to 36_M (Figure 2) are input to terminals 52 Coefficients generated by the update computation

LMS algorithm to update the FIR coefficients. a vector of past data, are used in accordance with the outputs of the M delay elements 74a to 74n, which form priate adder 66 or 68, illustrated in Figure 3. Thus, the summed together in an adder 78 for output to an approdelayed by delay stages 74a to 74n. The products are of the coefficients with the input data, as successively 25 76b, 76c, ... 76n+1. The multipliers obtain the product 72n+1 for application to an associated multiplier 76a, put to each of a plurality of terminals 72a, 72b, 72c, ... delay elements 74a, 74b, ... 74n. Coefficient data is ininary) is input at a terminal 70 to a plurality of successive oretical structure illustrated, data (whether real or imagpins on an integrated circuit implementation. In the the-A delay element outputs, which would require M output adder, such as adder 78, and the necessity of providing cause of the complexities involved in making an N input the structure of Figure 4 is seldom used in practice, befiller, and is often used to describe such filters. However, Figure 4 illustrates a theoretical structure of an FIR

operation of the FIR filter is well known in the art. data for input to adder 66 or adder 68 of Figure 3. The ste. The output of delay circuit 86n comprises the filtered 86b,... 86n via adders 88a, 88b 88n-1, as appropricoefficients are input to a respective delay circuit 86a, 82b, 82c,...82n. The products of the input data and the put to each of the multipliers at respective terminals 82a, of multipliers 84a, 84b, 84c, ... 84n. Coefficients are input at a terminal 80, for application to each of a plurality Figure 5 is actually used. Data (real or imaginary) is in-In practice, an FIR filter structure as illustrated in

adaptive equalizer utilizing such filters. This resulted in a rather long convergence time for an until the next update cycle for that coefficient arrived. the other coefficients were maintained at their pror state of the FIH titler is changed each fifter clock cycle, all of 20 MXN taps. In prior art designs, since only one coefficient ure 2, it still takes only M filter clock cycles to update all computation circuits are cascaded as illustrated in Figtap filter. When M, N-tap filters and coefficients update clock cycles to make one complete adjustment of an Mchanged for each filter clock cycle. Thus, it takes Militer Generally, only one coeffienct of an FIR filter can be

tilter clock cycle, even though the FIR tilters can accept time of the equalizer by updating all N coefficients each The present invention reduces the convergence

> The transmitted signal is communicated via a chandevice, such as a well known VHF or UHF transmitter. aginary components Q. Transmitter 12 is a conventional

.noitsmoini oebiv VTQH, elqmexe transmitted information data, which can comprise, for is input to a conventional decoder 20 to retrieve the channel data lequ and Qequ. The equalized channel data compensates for this distortion, and outputs equalized nication channel 14. Complex adaptive equalizer 18 amplitude and/or delay distortion introduced by commusuffers from the intersymbol interference caused by the to complex adaptive equalizer 18 is unequalized, and illustrated in Figure 1, the received channel data input duced convergence time using the LMS algorithm. As invention provides an improved equalizer with a reequalizers, perse, are well known in the art. The present complex adaptive equalizer 18. Complex adaptive I and Q components of the received data for input to a ulator 16 is a conventional component that extracts the demodulator 16 for the MAD data. Quadrature demodtions channel, to a receiver that contains a quadrature nel 14, such as a terrestrial VHF or UHF communica-

CITCUIT 36. er byte for input to an M-coefficients update computation 38. Quantizer 38 quantizes each m-bit byte into a smallfinite impulse response (FIR) filters and a q-bit quantizer bit bytes that are input both to a first stage 34 of N-tap Each of the demodulated I and Q signals comprise mreceives the imaginary (Q) demodulated channel data. the real (i) demodulated channel data and terminal 32 at terminals 30, 32 respectively. Terminal 30 receives channel data from the quadrature demodulator is input adaptive equalizer 18 in greater detail. Unequalized Figure 2 illustrates an embodiment of complex

LMS algorithm. have been previously computed using the well known is used to address the PROM. The stored error values stored error value in response to the Q and I data that read only memory (PROM) that outputs a precalculated error signal generator 44 comprises a programmable putation circuits 36 to 36_M. In a preferred embodiment, error signal that is fed back to each of the update cominput to an error signal generator 44, which outputs an ised channel data Q. The equalized I and Q data is also real equalized channel data I and the imaginary equalfilter circuit are combined in adders 40, 42 to provide the the last (Mth) stage, the outputs from the last N-tap FIR and an M-coefficients update computation circuit. After sets or stages, each containing an M-tap FIR filter circuit As shown in Figure 2, equalizer 18 comprises M

at terminal 54, for input to N-tap FIR filters 62, 64. 60. Imaginary data in the form of m-bit bytes is received at terminal 50 and input to each of N-tap FIR filters 58. stage. Real data, in the form of m-bit bytes, is received real and imaginary channel data from the previous sets 58, 60, 62, and 64 are provided for receiving the ed in greater detail in Figure 3. As shown, four FIR litter The last stage M-tap FIR filter circuit 34M is illustrat-

91

iance, which is an inherent problem with the LMS algo-

120 can provide a separate VLSI slice for fabrication in allel processing path 120. Each parallel processing path and gain adjust stages 102a to 102n, to provide a par-10 plication stage corresponds to one of the accumulator in delay section 94. Each delay elementand PLA multiresponding to the plurality of delay elements provided grammable logic array (PLA) multiplying stages 122 corthe multiplying means can comprise a plurality of proitself to a VLSI implementation. As shown in Figure 7, cient update computation circuit of Figure 6 that lends Figure 7 illustrates an arrangement of the coeffi-

convergence time of prior art schemes that only adjust ent semit N/t to rebro ent no si notinevni ent to emit tation of the LMS algorithm, Indeed, the convergence is not significantly degraded by the practical implemenefficient per cycle, the convergence time of the equalizer in parallel every filter clock cycle, instead of just one coof the present invention updates all of the N coefficients Since the coefficients update computation circuitry an integrated circuit.

was 30 dB, and the multipath had a reflected ray delayed and multipath distortion. The carrier-to-noise ratio (C/N) of 5 MHz, with additive white Gaussian noise (AWGN) The transmission system was 16-QAM at a symbol rate cycle instead of processing all coefficients in parallel. Figure 8 was limited to one coefficient per filter clock the coefficient adjustment for the equalizer pertaining to update computation blocks as illustrated in Figure 6, but equalizer. Both simulations used four, 64 coefficients gorithm, and a 256 complex taps, fractional spaced simulations used the quantized version of the LMS alcients are updated in parallel every fifter clock cycle. The 30 ance with the present invention, wherein all N coeffi-9 illustrates the performance of an equalizer in accordjusts only one coefficient every fifter clock cycle. Figure Figure 8 employs a coefficient update scheme that aders. The prior art equalizer performance illustrated by tions, comparing the convergence times of two equaliz-Figures 8 and 9 illustrate the results of two simulaone coefficient every cycle.

ment in performance over the prior art. the present invention provides a substantial improvecoefficient every cycle. Thus, the parallel processing of every filter clock cycle, when compared to adjusting one bol periods) is obtained by adjusting all the coefficients decrease in convergence time (31,250/2,000,000 symure 8 with the response 140 of Figure 9, a factor of 64 As can be seen by comparing the response 130 of Figsignal point and the nearest 16-QAM constellation point. where the error is the difference between the received iance (EV) versus convergence time in symbol periods, The comparison criterion illustrated is the error var-

by 5 microseconds, which was down -10 dB from the

provides an improved equalizer, and in particular a com-It will now be appreciated that the present invention

> gence time is reduced. the coefficients are continuously updated, their converonly one updated coefficient per filter clock cycle. Since

> quantized form to update the coefficients. In unquan-The invention implements the LMS algorithm in

tized form the algorithm is given by:

$$C^{n+1} = C^n + \nabla E^n X_*^n$$

factor. In quantized form the algorithm is: Jugate, E is the complex error signal, and ∆ is a scale complex vector of delayed data; * means complex conwhere C_n is the complex vector of coefficients, X_n is the

$$Q_{m}[C_{n+1}] = Q_{m}[C_{n}] + \delta Q_{s}[E_{n}]Q_{q}[X^{*}]$$

final quantized coefficient is given by $\mathcal{O}_p\{\mathcal{O}_m[\mathcal{C}_{n+1}]\}$. where Q_i is an i-bit quantizer, δ is a scale factor, and the

example of one of the accumulator and gain adjust cirment from which the data was output. Circuit 102a is an adjust circuit associated with the particular delay eleerror component for input to an accumulator and gain obtains the product of each data component with each addresses to a multiply read-only memory (ROM) that imaginary data for input, along with the error signals, as four cascaded delay elements 94 receive the real and signal are input at terminals 96, 98 respectively. Sixtytized real and imaginary components of a complex error (real) and 92 (imaginary). Similarly, the two-bit quanplex data (real and imaginary) is input at terminals 90 present invention. Two-bit quantized unequalized comdate computation circuit 36 in accordance with the Figure 6 illustrates a 64 tap complex coefficient up-

The gain adjustment performed on the truncated is provided to input the clock signal to multiplexer 110. to the FIR filter each filter clock cycle. A clock input 112 together, and selects one complex coefficient for output and gain adjust circuits 102a to 102n, multiplexes them 110 receives all of the coefficients from the accumulator adjusts the magnitude of the coefficients. A multiplexer cation and gain adjust circuit 108. The gain adjustment are truncated and gain adjusted in a conventional trunof the accumulator. After accumulation, the coefficients cients. The LMS scale factor, A, is inherent in the width The 20-bit accumulator is used to update the coeffi-Delay circuit 106 outputs 20-bit delayed coefficients. 100 with a delayed product output from delay circuit 106. mulator 104 that sums the product from multiply ROM gain adjust circuit 102a to 102n includes a 20-bit accu-As can be seen in Figure 6, each accumulator and

about their optimum values. cients can be limited to minimize random fluctuations ance in noise. The values of the less significant coefficoefficients provides a means for improving perform-

This minimizes their contribution to the excess error var-

to provide a clocked stream of coefficients sets for multiplexing said sets of updated coefficients claims comprising the further step of:

Adaptive equalizer apparatus comprising a filter

in response to error signals derived from equalizer updating means (36) for updating said coefficients ter clock cycles,

of successive delay elements (94) coupled to-

use in updating said coefficients;

uct corresponding to each delay element;

10. Apparatus in accordance with claim 9 wherein said

product data to said second input; and

means for coupling said- output to said selec-

data from said output and to couple delayed a delay circuit (106) coupled to receive product

a product from said multiplying means (100), a

an adder (104) having a first input for receiving

Apparatus in accordance with claim 8 wherein each

biss to eno gnitsbqu not (011) sneem gnittuqni biss

coupled between said multiplying means (100) and of parallel processing paths (102), each path (102)

Apparatus in accordance with claim 7 wherein

sponding to one of said delay elements.

said updating means (36) comprise a plurality

clock cycle, the updated coefficient correfilter stage (34) during each successive filter

means (110) are provided for inputting to said

lay element during each of said filter clock cy-

updated coefficient corresponding to each dethat delay element to concurrently produce an

with previous product data corresponding to

product corresponding to each delay element

tive inputting means (110).

second input, and an output;

of said paths (102) comprises:

cles; and

means (102) are provided for combining the

said multiplying means (100) providing a proddata output from said adaptive equalizer (18), ments by an error signal derived from equalized -ela yeleb biss mont tuqtuo selqmss beysleb means (100) are provided for multiplying the

of unequalized signal data which are output for gether to provide a plurality of delayed samples

said updating means (36) comprise a plurality

characterized in that data output from said adaptive equalizer (18),

dated coefficients during each one of successive filstage (34), said filter stage (34) receiving one of up-

input to said equalizer filters.

in parallel during each filter cycle. substantially reduced by updating all of the coefficients plex adaptive equalizer, wherein convergence time is

11

from said adaptive equalizer (18), error signals derived from equalized data output cles, said coefficients being updated in response to cients during each one of successive filter clock cystage (34) receiving one of said updated coeffistage (34) of an adaptive equalizer (18), said filter 1. A method for updating coefficients for input to a filter

characterized in that:

Claims

lay elements (94) to provide a delayed sample ing unequalized data through M successive decurrently during each filter clock cycle by passs plurality of said coefficients are updated con-

the delay elements (94) and an error signal dethe product of each delayed sample output from of the unequalized data from each of the delay

ment is combined with previous product data the product corresponding to each delay eleadaptive equalizer (18) is obtained; rived from equalized data output from said 25.

clock cycles; and N updated coefficients during each of said filter corresponding to that delay element to produce

is input to said filter stage (34). of the N coefficients updated during that cycle during each successive filter clock cycle, one

efficients include real and imaginary complex comequalizer and said signal data, error signal and cosaid equalizer (18) is a complex adaptive A method in accordance with claim 1 wherein

A method in accordance with claim 1 or 2 compris-

truncating the coefficients of each updated ing the further step of:

ponents.

A method in accordance with claim 3 comprising the

adjusting the gain of the truncated coeffiinther step of:

further step of: A method in accordance with claim 4 comprising the

efficient sets for input to said equalizer filters. cated coefficients to provide a clocked stream of comultiplexing the sets of adjusted and/or trun-

A method in accordance with one of the preceding

paths (102) further comprise:

.6

.8

fångt, wobei die Koeffizienten als Antwort auf Fehlersignale, welche von einem entzerrten Datenausgangssignal von dem adaptiven Entzerrer (18) abgeleirer werden, aktualisiert werden, dadurch gekennzeichnet, daß eine Mehrzahl der Koeffizienten während jedem Filtentaktzyklus gleichzeitig aktualisiert werden durch Durchkaufen von nicht entzerrten Daten durch N aufeinanderfolgende Verzögerungselemente (94), um eine verzögere Probe der nicht entzerrten Daten in jedem der Verzögerungselemente bereitzustellen;

das Produkt von jedem verzögerten Probesusgangssignal von den Verzögerungselementen (94) und ein Fehlersignal, welches von dem entzerrten Datenausgangssignal von dem adspiiven Entzerrer (18) abgeleitet wird, erhalten

das Produkt, welches zu jedem der Verzögerungselemente korrespondiert, mit vorhergehenden Produktdaten kombiniert wird, welche mit diesem Verzögerungselement korrespondieren, um N aktualisierte Koeffizienten während jedem aufeinanderfolgenden Filtertaktzyklus wird einer der N Koeffizienten, welche während dieses Zykluses aktualisiert welche während dieses Zykluses aktualisiert werden, an die Filterstufe (34) eingegeben.

- Verlähren nach Anspruch 1, wobei der Entzerrer (18) ein komplexer adaptiver Entzerrer ist, und Signaldaten, Fehlersignal und Koeffizienten komplexe Komponenten mit Real- und Imaginärteit aufweisen
- 3. Verfahren nach Anspruch 1 oder 2, welches den weiteren Schritt umfäßt:
 Abschneiden der Koeffizienten jedes aktualisierten
- Verfahren nach Anspruch 3, welches den weiteren Schrift umfaßt: Anpassen der Verstärkung der abgeschnittenen
- Verlähren nach Anspruch 4, welches den weiteren Schritt umfaßt: Mulliplexieren der Sätze von angepaßten und/oder abgeschnittenen Koeffizienten, um einen getakteten Strom von Koeffizientenstanzur Eingabe an

die Entzerrerfilter bereitzustellen.

Verlahren nach einem der vorangehenden Ansprüche, welches den weiteren Schrift umfaßt: Multiplexieren der Sätze von aktualisierten Koeffizienzienten, um einen getakteten Strom von Koeffizientensätzen zur Eingabe an die Entzerrerfilter bereitzustellen.

means (108), coupled between said adder (104) output and said selective inputting means (110) for truncating said updated coefficients.

- 11. Apparatus in accordance with claim 9 or 10 wherein said paths (102) further comprise:
 means (108), coupled between said adder (104) output and said selective inputting means (110), for adjusting the gain of said updated coeffi-
- 12. Apparatus in accordance with one of claims 7 to 9 further comprising:
 means (108) for truncating said updated coefficients.
- 13. Apparatus in accordance with one of claims 7 to 9 or 12 further comprising:
 means (108) for adjusting the gain of said updated coefficients.
- 14. Apparatus in accordance with one of claims 7 to 13 wherein said inputting means (100) comprise: means for multiplexing the sets of updated co-means for multiplexing the sets of updated co-
- wherein said inputting means (110) comprise:
 means for multiplexing the sets of updated coefficients to provide a clocked stream of coefficients
 sets for input to said equalizer filter stage (34).
- 15. Apparatus in accordance with claim 7 wherein:
- said multiplying means (100) comprises a plurality of multiplying stages (122) corresponding to said plurality of delay stages (136) comprise a plurality of delay and multiplying stages; and modating stages corresponding to said plurality of delay and multiplying stages; and make of corresponding delay, multiplying and updating stages form parallel processing and updating stages form parallel processing paths for the sets of delayed signal data.
- 16. Apparatus in accordance with claim 15 wherein said parallel paths are implemented as slices in an integrated circuit.
- λ7. Apparatus in accordance with one of claims 7 to 16 wherein said adaptive equalizer (18) is a complex adaptive equalizer and said signal data, error signal and coefficients include real (I) and imaginary (Q) complex components.

Patentansprüche

 Vertahren zum Aktualisieren von Koeffizienten zur Eingabe an eine Filterstufe (34) einen der Entzerrers (18), wobei die Filterstufe (34) einen der aktualisierten Koeffizienten während einem jeden von auteinanderfolgenden Filtertaktzyklen empvon

.8

Koeffizienten.

Satzes

Eingang und einen Ausgang aufweist; multiplizierenden Mitteln (100), einen zweiten 39ng zum Empfangen eines Produkts von den

duktdaten an den zweiten Eingang zu koppeln; zu empfangen und um die verzögerten Prokoppelt ist, um Produktdaten von dem Ausgang einen Verzögerungskreis (106), welcher ange-

. (011) lattiM nabnadagnia nabnaldišw Mittel zum Koppeln des Ausgangs an die aus-

- (102) weiter umfassen: 10. Vorrichtung nach Anspruch 9, wobei die Pfade
- Spz nacuueigeu. gekoppelt sind, um die aktualisierten Koeffizienten gang und die selektiven eingebenden Mitteln (110) Mittel (108), die zwischen den Addierer (104)-Aus-
- Mittel (108), welche zwischen den Addierer (104)-Pfade (102) weiter umfassen: 11. Vorrichtung nach Anspruch 9 oder 10, wobei die
- kung der aktualisierten Koeffizienten. (110) gekoppelt sind, zum Anpassen der Verstär-Ausgang und die selektiven eingebenden Mittel
- Koeffizienten. Mittel (108) zum Abschneiden der aktualisierten che weiter umfaßt: 12. Vorrichtung nach einem der Ansprüche 7 bis 9, wel-
- 12, welche weiter umfaßt: 13. Vortichtung nach einem der Ansprüche 7 bis 9 oder
- tualisierten Koeffizienten. Mittel (108) zum Anpassen der Verstärkung der ak-
- Filterstufe (34) bereitzustellen. Koeffizientensätzen zur Eingabe an die Entzerrerten Koeffizienten, um einen getakteten Strom von Mittel zum Multiplexieren der Sätze von aktualisierwobei die eingebenden Mittel (110) umfassen: 14. Vorrichtung nach einem der Ansprüche 7 bis 13,
- Verzögerungsslufen korrespondieren, umfassen; renden Stufen (122), welche zu der Mehrzahl von renden Mittel (100) eine Mehrzahl von multiplizie-Vorrichtung nach Anspruch 7, wobei die multiplizie-
- zierenden Stufen korrespondieren; und Mehrzahl von Verzögerungsstufen und multipli-Mehrzahl von Aktualisierungsstufen, die zu der die Aktualisierungsmittel (36) umfassen eine
- Sätze von verzögerten Signaldaten bilden. Stufen parallele Verarbeitungspfade für die rungs-, multiplizierenden und aktualisierenden wobei Sätze von korrespondierenden Verzöge-

Adaptiv-Entzerrer-Vorrichtung, welche umlaßt:

aktzyklen empfängt, einem jedem von aufeinanderfolgenden Filterteinen von aktualisierten Koeffizienten während eine Filterstufe (34), wobei die Filterstufe (34)

leitet werden, signal von dem adaptiven Entzerrer (18) abgewelche von einem Entzerrer-Datenausgangsder Koeffizienten als Antwort auf Fehlersignale, Aktualisierungsmittel (36) zum Aktualisieren

beim Aktualisieren der Koeffizienten ausgegeben gnaldaten bereitzustellen, die zur Verwendung von verzögenen Proben von nicht entzernen Siche miteinander gekoppelt sind, um eine Mehrzahl den Verzögerungselementen (94) umfassen, welmittel (36) eine Mehrzahl von aufeinanderfolgendadurch gekennzeichnet, daß die Aktualisierungs-

dem einzelnen Verzögerungselement korre-(100) ein Produkt bereitstellen, welches zu jeabgeleitet ist, wobei die multiplizierenden Mittel gangssignal von dem adaptiven Entzerrer (18) lersignal, welches vom entzerrten Datenausdem Verzögerungselementen mit einem Fehder verzögerten Probeausgangssignale von Mittel (100) sind vorgesehen zum Muttiplizieren

jedem der Filtertaktzyklen korrespondiert; der zu jedem Verzögerungselement während einen aktualisierten Koeffizienten zu erzeugen, rungselement korrespondieren, um gleichzeitig henden Produktdaten, die zu diesem Verzögerungselement korrespondiert, mit vorhergedes Produkts, welches zu jedem Verzöge-Mittel (102) sind vorgesehen zum Kombinieren

zögerungselemente korrespondiert. der aktualisierte Koeffizient zu einem der Veraufeinanderfolgenden Filtertaktzyklen, wobei ben an die Filterstufe (34) während jedem der und Mittel (110) sind vorgesehen zum Einge-

tualisieren eines der Produkte gekoppelt ist. (100) und den eingebenden Mitteln (110) zum Ak-Pfad (102) zwischen die multiplizierenden Mittel arbeitungspladen (102) umfassen, wobei jeder rungsmittel (36) eine Mehrzahl von parallelen Ver-Vorrichlung nach Anspruch 7, wobei die Aklualisie-

:18simu (SOt) ab Vorrichtung nach Anspruch 8, wobei jeder der Pfa-

einen Addierer (104), welcher einen ersten Ein-

.9

.6

Procédé suivant la revendication 4, caractérisé en ce qu'il comprend l'étape supplémentaire de multiplexet les ensembles de coefficients réglés evou tronqués, afin de fournir un train rythmé d'ensembles de coefficients à introduire dans lesdits filtres d'égaliseur.

Procédé suivant l'une des revendications précéde auivant l'une des revendications l'étape aupplémentaire de multiplexer les ensembles de coefficients mis à jour afin de foumir un train rythmé d'ensembles de coefficients à introduire dans les filtres d'égaliseur.

15 7. Dispositif d'égaliseur adaptatif comprenant

un étage de filtre (34), l'étage de filtre (34) recevant un des coefficient mis à jour pendant chacun des cycles successifs d'hohoge du filt-

des moyens de mise à jour (36) pour mettre à jour lesdits coefficients en réponse à des signaux d'erreur dérivés de données d'égaliseur dérivées par l'égaliseur adaptatif (18),

caractérisé en ce que :

les moyens de mise à jour (36) comprennent une plurailté d'éléments de retard successifs (94) raccordés ensemble pour fournir une plurailté d'échantillons retardés de données de sirailté d'échantillons retardés de données pour être des moyens (100) sont prévus pour multiplier les échantillons retardés, délivrée par les éléments de retard précités, par un signal d'erreur ments de retard précités, par un signal d'erreur dérivé de données compensées délivrées par l'égaliseur adaptatif (18), les moyens de multiplier de compensées délivrées par dérivé de données compensées délivrées par l'égaliseur adaptatif (18), les moyens de multiplication (100) fournissant un produit correspiléation (100) fournissant un produit de la prod

pondant à chaque élément de retard, des moyens (102) sont prévus pour combiner le produit correspondant à chaque élément de retard à des données de produits précédents correspondant à cet élément de retard, atin de produire concurremment pendant chacun des cycles d'horloge de filtre un coefficient mis à concurrement des concurrements de le concurrement de le concurremen

des moyens (110) sont prévus pour introduire dans l'étage de filtre (34), pendant chaque cycle successit d'hortoge du filtre, le coefficient mis à jour correspondant à un desdits éléments de retard.

Dispositif suivant la revendication 7, caractérisé en ce que les moyens de mise à jour (36) comprennent une pluralité de trajets de traitement parallèles (102), chaque trajet (102) étant raccordés entre les

16. Vorrichlung nach Anspruch 15, wobei die parallelen Pfade als Scheiben in einen inlegrierten Schallkreis implementiert sind.

17. Vorrichfung nach einem der Ansprüche 7 bis 16, 6 wobei der adaptive Entzerrer (18) ein komplexer adaptiver Entzerrer ist und die Signaldaten, Fehlersignal und Koeffizienten komplexe Koeffizienten mit signal und komplexe Koeffizienten mit healteil (I) und Imaginärteil (O) umtassen.

Revendications

Procédé pour la mise à jour de coefficients à introduire dans un étage de filtre (34) d'un égaliseur adaptatif (18), l'étage de filtre (34) recevant pendant chacun des cycles successifs d'horloge de filtre un des coefficients mis à jour, les coefficients étant mis à jour en réponse à des signaux d'erreur dérivés de données compensées délivrées par l'égaliseur adaptatif (18), caractérisé en ce que :

une pluralité desdits coefficients sont mis à jour concurremment pendant chaque cycle d'horloge de de filtre en faisant passer des données non compensées à travers N éléments de retard (94) successifs afin de fournir un échantillon retardé des données non compensées en provenance de chacun des éléments de retard, le produit de chaque échantillon retardé délivré par les éléments de retard délivré

nance de chacun des éléments de retard, le produit de chaque échantillon retardé délivré par les éléments de retard (94) et d'un signal d'erreur dérivé de données compensées émisers par l'égaliseur adaptait (18) est obtenu, le produit correspondant à chaque élément de retard est combiné à des données de produite précédents correspondant à cet élément de retard est combiné à des données de produits précédents correspondant à cet élément de retard, afin de produite, pendant chacun des cycles d'horloge de filtre, N coefficients mis à jour, ces d'horloge de filtre, N coefficients mis à jour, coefficients mis de coefficients mis de la coefficient de coefficient de coefficient mis de coefficient de coef

pendant chaque cycle successif d'horloge de filtre, un des M coefficients mis à jour pendant ce cycle est introduit dans l'étage de filtre (34).

Procédé suivant la revendication 1, caractérisé en ce que l'égaliseur (18) est un égaliseur adaptailf complexe et en ce que les données de signal, le signal d'erreur et les coefficients comprennent des composantes complexes réelles et imaginaires.

3. Procédé suivant la revendication 1 ou 2, caractérisé en ce qu'il comprend l'étape supplémentaire de tronquer les coefficients de chaque ensemble mis à jour.

 Procédé suivant la revendication 3, caractérisé en ce qu'il comprend l'étape supplémentaire de régler le gain des coefficients tronqués

.8 23

des ensembles d'étages correspondants de retard, de multiplication et de mise à jour forment des trajets de traitement parallèles pour les ensembles de données de signal retardé.

36. Dispositif suivant la revendication 15, caractérisé en ce que les trajets parallèles susdits sont réalisés sous forme de tranches dans un circuit intégré.

17. Dispositif suivant l'une des revendications 7 à 16, caractérisé en ce que l'égaliseur adaptatif (18) est un égaliseur adaptatif complexe et en ce que les données de signal, le signal d'erreur et les coefficients comprennent des composantes complexes cients comprennent des composantes complexes réelles (I) et imaginaires (Q).

moyens de multiplication (100) et les moyens d'introduction (110) afin de mettre à jour un des produits susdits.

Dispositif suivant la revendication B, caractérisé en ce que chacun des frajets (102) comprend :

un additionneur (104) présentant une première entrée pour recevoir un produit en provenance des moyens de multiplication (100), une seconde entrée et une sontie, un circuit de retard (106) raccordé pour recevoir un circuit de retard (106) raccordé pour recevoir

un circuit de refard (106) raccordé pour recevoir des données de produit en provenance de ladite sonie et pour coupler à la seconde entrée précitée les données de produit retardées, et des moyens pour raccorder ladite sonie aux moyens d'introduction sélective (110).

10. Dispositif suivant la revendication 9, caractérisé en ce que les trajets (102) comprennent en outre des moyens (104) et les moyens d'introduction sélective neur (104) et les moyens d'introduction sélective (110) en vue de tronquer les coefficients mis à jour.

11. Dispositif suivant la revendication 9 ou 10, caractérise en ce que les trajets (102) comprennent en outre des moyens (108) raccordés entre la sortie de l'additionneur (104) et les moyens d'introduction sélective (110), afin de régler le gain des coefficients mis à jour précités

12. Dispositif suivant l'une des revendications 7 à 9, caractérisé en ce qu'il comprend en outre des moyens (108) pour tronquer les coefficients mls à jour.

13. Dispositif suivant l'une des revendications 7, 8, 9, 12, caractérisé en ce qu'il comprend en outre des moyens (108) pour régler le gain des coefficients mis à jour.


14. Dispositif suivant l'une des revendications 7 à 13, caractérisé en ce que les moyens d'introduction (110) comprennent des moyens pour multiplexer les ensembles de coefficients mis à jour, afin de fournir un train rythmé d'ensembles de coefficients à introduire dans l'étage de filtre de l'égaliseur (34).

15. Dispositil suivant la revendication 7, caractérisé en ce que:


les moyens de multiplication (100) comprennent une pluralité d'étage de multiplication (122) correspondant à la pluralité d'étages de

les moyens de mise à jour (36) comprennent une pluralité d'étages de mise à jour correspondant à la pluralité d'étages de retard et de multiplication, et


H





Eb 0 254 260 B1




Eb 0 254 260 B1









Eb 0 254 260 B1







6 '911

DOCKET NO: <u>182-10350</u>
SERIAL NO: <u>182-10350</u>
HOLLYWOOD, FLORIDA 33022
ROX 2480
ROX 2480
TEL. (954) 925-1100

1.

18